# Nano Rome, 20-23 September 2016 Innovation Conference & Exhibition

# Chalcogenide nanowires for scaled phase change memories: opportunities and challenges



Massimo Longo CNR-IMM Agrate B.<sup>za</sup> - Milan ITALY

Cincological Institute for Microelectronics and Microsystems

### Outline

- Phase Change memory (PCM) cells
- Potentialities and issues of phase change nanowires (NWs)
- MOCVD self-assembly, modelling, functional analysis and positioning of Ge-Sb-Te, In-Sb-Te and In-Ge-Te NWs
- Conclusions



### **Electronic memories**

|   | Emerging Memory          |                           |                           | Established Memory       |                                 |   |
|---|--------------------------|---------------------------|---------------------------|--------------------------|---------------------------------|---|
|   | STTMRAM                  | PCM                       | RRAM                      | SRAM                     | DRAM                            | Flash<br>NAND                               |
| Non-Volatile  | YES                      | YES                       | YES                       | NO                       | NO                              | YES   |
| Endurance<br>(Nb cycles)                              | High (10 <sup>12</sup> ) | Medium (10 <sup>8</sup> ) | Low (106)                 | High (10 <sup>15</sup> ) | High (10 <sup>15</sup> )        | Low (10 <sup>5</sup> )                      |
| 2014 latest<br>technological<br>node produced<br>(nm) | 90 nm                    | 45 nm                     | 130 nm                    | 10 nm                    | 30 nm                           | I5 nm                                       |
| Cell size<br>(cell size in F <sup>2</sup> )           | Medium<br>(6-12)         | Medium (6-12)             | Medium (6-12)             | Very large (150)         | Small (6-10)                    | Very small (4)                              |
| Write speed<br>(ns)                                   | High (10 ns)             | Medium (75 ns)            | High (20 ns)              | High (5-10 ns)           | High (10 ns)                    | Low<br>(10,000 ns)                          |
| Power<br>consumption                                  | Medium/Iow               | Medium                    | Low                       | Very low                 | Low                             | Very high                                   |
| 2014 price<br>(\$/Gb)                                 | High<br>(\$100-\$50/Gb)  | Medium<br>(few \$/Gb)     | Very High<br>(\$5,000/Gb) | Low (\$1/Gb)             | Low (\$1/Gb)                    | Very low<br>(\$0.05/Gb)                     |
| Suppliers   | Everspin                 | Micron, Samsung           | Adesto                    | Qualcomm,<br>Intel       | Samsung,<br>Micron, SK<br>Hynix | Samsung,<br>Micron,<br>Toshiba, SK<br>Hynix |

### Phase Change Memory (PCM)

Institute for Microelectronics and Microsystems

# **PCM-related last highlights**

### JULY 2015

### Intel and Micron: 3D Xpoint announced

Phase change alloy, (<u>the most studied for PCM is</u> <u>Ge-Sb-Te</u>), is used as a storage part of a memory cell.

Transistor-less, cells to be addressed individually. High-density, high-speed memory.

https://www.micron.com/about/emerging-technologies/3d-xpoint-technology

#### How 3D XPoint memory works





Source: Intel, Micron

BBC

### May 2016

# IBM demonstrated reliably storing 3 bits of data per cell

The memory array size is  $2 \times 1000 \ \mu m \times 800 \ \mu m$ . The PCM cells are based on doped-chalcogenide alloy, integrated into the prototype chip serving as a characterization vehicle in 90 nm CMOS baseline technology.

http://m.phys.org/news/2016-05-ibm-scientists-storage-memory-breakthrough.html





# Principle of a Phase Change Memory (PCM)



Raoux et al., Chem. Rev. 110, 240–267 (2010) and MRS Bulletin 2014

Institute for Microelectronics and Microsystems

# Promising performances of NW-based PCMs

M. Longo, Woodhead Publishing, 2014.



Lee et al., Nat. Nanotechnology 2, 626 - 630 (2007)

Strong reduction of active material volumes to be programmed  $\rightarrow$  shorter and less intense current pulses.

(a)

- Self heating resistors
- Reduced chalcogenide/electrodes contact areas
- Low-cost manufacturing
- Self-assembly → defect-free NWs and core-shell geometry with a single step process

Competitive with top-dow approach!

Power consumption (mW

### The NW self-assembly by Chemical Vapor Deposition



J.H. Jeongetal. et al., J. Cryst. Growth, 410 (2015) 47



Jung et al, Nano Lett., 2008

## MOCVD growth at CNR-IMM, unit of Agrate





# 4" MOCVD reactor for films and nanostructures

- Precursors for In, Ge, Te, Sb
- Growth time: 60 210 min
- Growth temperature: 400 450°C,
  - Pressure: 400-500 mbar.

Conformal films



#### **Conformal 3D overgrowth**



Precursor Eleme (vapor)



VLS self assembly

Si(100), Si(111), Si(110) or patterned substrates • Au NPs sizes: 10, 15, 20, 30 and 50 nm

- Nan

#### Nanowires by VLS



# In-based chalcogenide have much higher thermal stability $\rightarrow$ higher data retention



Institute for Microelectronics and Microsystems

8

### Phase change in a Ge<sub>1</sub>Sb<sub>2</sub>Te<sub>4</sub> NW by MOCVD-VLS



Lower threshold voltage (1.35 eV), smaller programming window than in  $Ge_2Sb_2Te_5$  NWs and lower threshold voltage than in thin film devices based on  $Ge_1Sb_2Te_4$  (1.41 eV, JJAP, 45 (2006) 3955).

# A novel Sb<sub>2</sub>Te<sub>3</sub> polymorph by MOCVD-VLS



The polymorph crystallizes in the SG# 164 trigonal phase and is stable at the nanoscale, due to the particular side-wall nanofaceting, as confirmed by first principle calculations.



E. Rotunno et al. Chem. Mater., 2015, 27 4368

# Crystallization kinetics by MD simulations

### How does nanostructuring affect the crystallization speed?







#### after amorphization

#### after recrystallization

The thermal conductivity of a fully crystalline GeTe NW computed in a 30000-atom model turns out to be about one half lower than the corresponding bulk value





Lowering of melting from 1000 K in the bulk to about 830 K in the NW

E. Bosoni et al., NVM Workshop, 2016

# Phase change of In-Sb-Te NWs

#### Single crystals In<sub>3</sub>Sb<sub>1</sub>Te<sub>2</sub> NWs by VLS



S. Selmo et al. PSSA 2016





Reversible non volatile PCM switch

10 switching cycles
 Power consumption

- Power consumption = 10<sup>-4</sup>
   W → 1/5 of 30 nm wide
   GST NWs (Lee,
   Nanotechnology 2007)
- Reset pulse = 1/3 of 60 nm wide IST NWs



S. Selmo et al., submitted



### **In-doped Sb NWs**

Single crystal In-Sb NWs by VLS



1.0

0.5

0.0

0.2

0.1

0.3

Voltage (V)

0.4

0.5

pulse for re-crystallization) non volatile PCM switch



Institute for Microelectronics and Microsystems

<u>CIP</u>

Massimo Longo

13

### Thermal resistance $R_{NW}$ of $In_3Sb_1Te_2$ NWs by SThM-3 $\Omega$



J.-L. Battaglia et al., submitted

### **In-Ge-Te NWs**









**Core-shell NWs** 

- Core lattice compatible with d<sub>220</sub> of cubic Ge
- Shell compatible with d<sub>220</sub> of cubic InTe
- Core and shell lattices in epitaxial relationship

R. Cecchini et al., in preparation



# Institute for Microelectronics and Microsystems



# **IGT Nanopillar-based cells characterization**







C-AFM of In-Ge-Te nano-pillars array (left) and of single pillar (right)

Assessment of electrical testability of In-Ge-Te cells array on CoSi<sub>2</sub> contacted nanoholes.

#### Unpublished

17

# Conclusions

- MOCVD processes for Ge-Sb-Te, In-Sb-Te, In-Ge-Te NWs growth on planar substrates were found (notable results: novel polymorph Sb-Te, low-power switching IST NWs, first and epitaxial IGT NWs).
- Simulations of crystallization kinetics in phase change nanowires
- > Electrothermal analysis of NWs
- > NWs growth on different patterned substrates were evaluated. IGT NWs and nano-pillars were obtained on metal-coated templates.



### **Contributors and acknowledgements**

#### **CNR-Italy**

Massimo Longo Claudia Wiemer Raimondo Cecchini Stefano Cecchi Simone Selmo Roberto Fallica Mario Alia Laura Lazzarini Enzo Rotunno Vincenzo Grillo Lucia Nasi

#### Micron-Italy Enrico Varesi

**TU-Vienna-Austria** Alois Lugstein

#### **FZJ-Germany**

Hilde Hardtdegen Martin Schuck Konrad Wirtz Sally Riess Kristof Keller Gregor Mussler Martin Mikulics

### Tyndall Inst. Univ. Cork-Ireland

Paul Hurley Scott Monagan Karim Kerchaoui Brendan Sheehan



#### **CNRS-France**

Jean-Luc Battaglia Cecile Gaborieau Yannick Anguy Andrzej Kusiak Abdelhak Saci

#### **Univ. Milano Bicocca-Italy**

Marco Bernasconi Sebastiano Caravati Davide Campi G. C. Sosso S. Gabardi

Air Liquide-France Vanina Todorova

TU-Braunschweig - Germany Andreas Waag

Funding from the European Union Seventh Framework Programme (FP7/2007-2013) under grant agreement n° 310339 – Project SYNAPSE







# MOCVD at CNR: self assembled (Ge)Sb-Te NWs

### **Precursors**

#### **Ge Precursor**

(TETRAKISDIMETHYLAMINO GERMANIUM)  $Ge[N(CH_3)_2]_4$ 

### **Sb Precursor**

(TRISDIMETHYLAMINOANTIMONY)  $[N(CH_3)_2]_3Sb$ 

### **Te Precursor**

(DIISOPROPYLTELLURIDE)  $(C_3H_7)_2$ Te





### Ge:Sb-Te

- High speed
- Low power PCM devices
- Topological insulator
- Thermoelectric material



**Process parameters:** Substrates: SiO<sub>2</sub> and Si(001) Au NPs sizes for VLS: 10-50 nm Deposition time 20-90 min. Temperature: 300 to 450°C Reactor pressure: 50 to 450 mbar.

# MOCVD - self assembly of In-Sb-Te NWs

### **Precursors**

#### **In Precursor**

Dimethylaminopropyl-dimethyl-indium  $C_7H_{18}InN$ , DADI  $H_3C_{18}C_{1$ 

#### **Sb Precursor**

Antimony tricloride  $SbCl_3$ 

#### **Te Precursor**

Bis(trimethylsilyl) telluride Te(SiMe<sub>3</sub>)<sub>2</sub>, DSMTe



#### In<sub>3</sub>Sb<sub>1</sub>Te<sub>2</sub> (IST)

Very high cryst, temp. (~290° C) → automotive applications Multi-bit data storage: segregation of In-Sb/In-Te between 290 and 420° C



#### **Process parameters:**

Si(100), Si(110) substrates Au NPs sizes for VLS: 10-50 nm Deposition time 60-90 min. Temperature: 300 to 425°C Reactor pressure: 300 to 750 mbar.

# MOCVD - self assembly of In-Ge-Te NWs

### **Precursors**

# In-Ge-Te Very high crystallization temperature (276°C) Very good retention of 10 years at 170°C

#### **In Precursor**

Dimethylaminopropyl-dimethyl-indium  $C_7H_{18}InN$ , DADI  $H_3C_{18}C_{1$ 



#### **Ge Precursor**

Tetrakis(DiMethylAmino)Germanium Ge[N(CH<sub>3</sub>)<sub>2</sub>]<sub>4</sub>  $c_{H_3}^{H_3}$ 



#### **Te Precursor**

 $( \ \ )$ 

Bis(trimethylsilyl) telluride Te(SiMe<sub>3</sub>)<sub>2</sub>, DSMTe





#### **Process parameters:**

Si(100), Si(111), Si(110) substrates Au NPs sizes for VLS: 10, 20, 30 and 50 nm Deposition time 60-210 min. Temperature: 400 to 450°C Reactor pressure: 400 to 500 mbar.

# Microstructure: TEM + EDX





**Core-shell NWs** 

- Core lattice compatible with d<sub>220</sub> of cubic Ge
- Shell compatible with d<sub>220</sub> of cubic InTe
- Core and shell lattices in epitaxial relationship



### **Ternary In-Ge-Te NWs**

- Different compositions (EDX)
- Highly disordered

### R. Cecchini et al., in preparation

# In-Ge-Te arrays positioning

### Patterned substrate for VLS mechanism with Au film



- Selective growth
- In some cases more than 1 NW/hole





### **Best of WP3 - Simulations**



Crystallization in NW, lower speed because of lower melting T, but still sufficiently high for PCM.

Microscopic origin of the resistance drift in amorphous phase of GeTe/GST (removal of Ge-Ge bonds). Drift lower in NW because of fewer Ge-Ge bonds. Gabardi et al, PRB 2015

Uncovering of a strong electron-phonon contribution to the thermal boundary resistance for GeTe/GST (unusual). Important for electrothermal modeling of devices. Campi et al, JAP 2015; JPCM 2015

Microscopic origin of peculiar shape of  $Sb_2Te_3$  NWs grown at CNR.

Rotunno et al. Chem. Mater. 2015





(b)

 $\Delta T_{12}$ 

Non-Meta

Metal

### **Best of WP4 – Deposition**



28

# NVM applications in various markets



Meena et al. Nanoscale Research Letters 2014, 9:526

29

# Emerging devices for memory/computing



 $( \ \ )$ 

# Ge-doped Sb<sub>2</sub>Te<sub>3</sub> NWS grown by MOCVD+VLS





M. Longo et al., J. of Cryst. Growth 370 (2013) 323–327

### Obtained with SAFC precursors

Institute for Microelectronics and Microsystems

# Optimised In-Sb-Te NWs on SiO<sub>2</sub>







Cubic phase of In<sub>3</sub>Sb<sub>1</sub>Te<sub>2</sub>

# IST NW positioning on EBL+RIE-patterned templates



Crystals rather than NWs, formed by In-doped  $Sb_2Te_3$  (In < 3%)

# IST NW synthesis on Si(001) at 450 mbar

### 15 nm < d < 80 nm 1 μm < L < 3 μm



Thin and regular NWs High crystalline quality 70 nm < d < 300 nm 0.5 μm < L < 1.5 μm



Thick and irregular NWs Higly defected

In-doped  $Sb_4Te_1$ (In ~ 4.5-5.5%)  $In_{2.76}Sb_{0.68}Te_2$ (cubic rock salt phase)



S. Selmo et al., Phys. Status Solidi A (2016)

Institute for Microelectronics and Microsystems

### Phases of the Ge-Sb-Te (GST) alloys



Institute for Microelectronics and Microsystems

# Morphology

Courtesy Enzo Rotunno, CNR-IMEM, Pasma, Italy.

During the growth, the edge of some facets increases, while decrease for the others. As a result the hexagonal interface develops into a triangle-like shape. At a certain moment, it is energetically more favorable to create a twin plane rather than to continue growing towards a fully triangular top interface. After twin formation, the triangle-like shape evolves back to a hexagonal shape and the cycle is repeated





F. M. Davidson et al. J. Phys. Chem. C, 2007, 111, 2929–2935.

 $( \Gamma )$ 

### Melt quenching or dislocation jamming?

Cryst. → amorph. transitions in GST NWs, observed in-situ

Resistance "dip" just before amorphization was correlated to dislocation loops growing along the [10-10], reducing vacancies.

Dilsocations move (electrical wind forces) aligned to hole carriers, until they are stopped for heavy accumulation, inducing amorphization.

Sharp resistance increase, with bright line indicating the amorphized region and a cloud of dislocations left behind it.



S.W. Nam et al., Science, 336 (2012) 1561



# Electrical analysis on single Ge-doped Sb-Te NW

# Phase change accomplished by 300 ns, 3 V pulses



| Sample   | TXRF composition  | Ge at.% | SET R<br>[kΩ] | RESET R<br>[MΩ] |
|----------|---|---------|---------------|-----------------|
| #332-2H  | Ge <sub>0.2</sub> Sb <sub>3</sub> Te <sub>6.8</sub> NWs   | 5.8     | 14.4          | 9.09            |
| #392-C30 | Ge <sub>0.1</sub> Sb <sub>3</sub> Te <sub>5</sub> NWs     | < 1.3   | 2.90          | 0.58            |
| #326     | Ge <sub>0.55</sub> Sb <sub>2.66</sub> Te <sub>5</sub> NWs | 14      | 5.73          | 0.27            |
| #455-2L  | Sb <sub>2</sub> Te <sub>3</sub> NWs                       | 0       | 25.7          | -               |
| #453-C50 | Sb <sub>2</sub> Te <sub>3</sub> NWs                       | 0       | 21.0          | -               |
| Ref. [1] | Ge <sub>1</sub> Sb <sub>2</sub> Te <sub>4</sub> NWs       | > 14    | ≈ 4           | ≈ 0.45          |
| Ref. [2] | Ge <sub>2</sub> Sb <sub>2</sub> Te <sub>5</sub> NWs       | 22      | ≈ 10          | ≈ 2             |
| Ref. [3] | Sb <sub>2</sub> Te <sub>3</sub> NWs                       | 0       | ≈ 33          | ≈ 50            |
| Ref. [4] | Sb <sub>2</sub> Te-line memory cells                      | 0       | ≈ 10          | ≈ 10            |

[1] Longo et al., Nano Letters, 12 (2012) 1509–1515

[2] Lee et al., Physica E 40, 2474–2480 (2008)

[3] Lee et al., J. Am. Chem. Soc., 130 6252-6258 (2008)

[4] Jedema et al., NVSMW/ICMTD 2008, p. 43-45

### Self aligned nanotube-nanowire PCM – litho independent



Highly scaling, ultralow prog. currents ( $\sim 0.1 \mu A$  set,  $\sim 1.6 \mu A$  reset), outstanding on/off ratios ( $\sim 10^3$ ), improved endurance and stability.

F. Xiong Nano lett., 13 (2013) 464-469



# Core-shell GST/GeTe NWs for multilevel PCMs



Jung et al., Nano Lett., 2008, 8 (7), 2056-2062

**Multilevel data encoding** is realized by introducing different offsets of phase transitions, in a core-shell/shell-core sequence, thus obtaining at least an intermediate, **mixed resistive state**.



# In-Sb-Te NWs by MOCVD

J.K. Ahn et al., Nano Lett. 2010, 10, 472-477



Sb incorporated into the InTe protrusions, grown as an IST NW.  $~V_{Th}\,^{\sim}$  1.6 V

H. Tokunaga et al., J. of Cryst. Growth, 221 (2000) 616



41

### New functionalities for chalcogenide nanostructures

Memristors → Neuromorphic memories and computing Thermoelectric materials Optical on-chip memory devices



### **Optoelectronics**

Electrically induced stable color changes in both reflective and semitransparent modes, even in flexible films.

→ ultrafast displays with nm-scale pixels, semi-transparent 'smart' glasses, contact lenses, artificial retina devices...

P. Hosseini et al., Nat. Res. Lett., 2014

42

# In-Sb-Te NW synthesis on Si(001)

More efficient growth  $\rightarrow$  Depositions at 300 and 450 mbar with similar trends



Average composition and structure dimension strongly depend on the deposition conditions

Growth of NWs with different morphology and compositions



Institute for Microelectronics and Microsystems

# Scaling of PCM cells





R. G. D. Jeyasingh et al., EPCOS 2011

| PCM cell structure | Contact area (nm <sup>2</sup> ) | $I_{\text{reset}}\left(\mu A\right)$ | Cycles |
|--------------------|---------------------------------|--------------------------------------|--------|
| µ-trench           | 400                             | 400                                  | 1E8    |
| Pore               | 40nm pore                       | 250                                  | N/A    |
| Dash-type confined | 50                              | 160                                  | >2E10  |
| Cross-spacer       | 500                             | 80                                   | >1E6   |
| Lateral PCM/CNT    | N/A                             | >5                                   | >100   |
| This work          | ~2.54                           | 1.4                                  | >100   |

# Optimized Ge<sub>1</sub>Sb<sub>2</sub>Te<sub>4</sub> NWs by MOCVD + VLS



M. Longo et al., Nano Lett., 12 (2012) 1509

 $Ge_1Sb_2Te_4$  NWs: rhomboedral phase and growth directions that correspond to the [1 0 0] and [1 1 2] of the rock-salt cubic structure. Homogeneous alloy.



Institute for Microelectronics and Microsystems

# Simulation of Z contrast (STEM-HAADF) images



HAADF-STEM and simulations demonstrate that GST-124 NWs crystallize with mixed occupation in the Ge/Sb planes, despite the adverse theoretical predictions

E. Rotunno et al., Nanoscale, 2013, 5, 1557



### IGT NWs arrays: Ultraviolet lithography on CoSi<sub>2</sub> film

CoSi<sub>2</sub> film for VLS /SAG



•Composition and morphology control

### Thermal conductivity of a Sb<sub>2</sub>Te<sub>3</sub> phase change NW



### **Higher precursor concentration - Sb<sub>2</sub>Te<sub>3</sub> NWs growth**



The increase of the precursor concentration increases the NW density and the crystal clusters.

Max aspect ratio of the NWs (length/cross section) is ~ 80.



# IST NW positioning on EBL+RIE-patterned templates



Crystals rather than NWs, formed by In-doped  $Sb_2Te_3$  (In < 3%)

# Phase change materials for NWs

M. Wuttig and N. Yamada, Nature Materials, 2007



### Chalcogenides:

 $( \ \ )$ 

group VI combined with group III-IV-V elements



#### Requirements

Table I. Scaling of phase change memory properties.

| Material Property                                | Influence on Phase Change Memory Device | Scaling Behavior |  |
|--|---|------------------|--|
| Crystallization temperature $T_x$                | Set power                               | Good             |  |
| Melting temperature $T_{\rm m}$                  | Reset power                             | Good             |  |
| Crystallization speed                            | Data rate and set power                 | Depends          |  |
| Thermal conductivity (amorphous and crystalline) | Set and reset power                     | Good             |  |
| Threshold voltage                                | Set voltage/power                       | Good             |  |

### **Thermal properties of phase change NWs**

B. Piccione et al., Philosophical Magazine, 2013

 $I = 2\pi \sqrt{\frac{2k\Delta T}{\rho}} \frac{r^2}{L}$  k = NW thermal conductivity  $\rho =$  electrical resistivity r = radius of the NW I = writing current





#### Low k, TBR and $\rho$ favour lower programming currents

 $\square$ 

53

# Scanning Thermal Microscopy (SThM)



Palladium strip on the AFM tip, acting as a heater and a thermometer.

Periodic heat flux  $j_0 \cos(2\omega t)$  generated in the Pd strip diffuses mainly in the probe and the rest in the investigated surface.

 $\begin{array}{l} I(\omega) \rightarrow V(3\omega) \rightarrow T_{avg} \\ \text{in the strip} \rightarrow 3D \\ \text{heat transfer model} \\ \rightarrow R_{T} \end{array}$ 

Average strip temp. (in contact with the NW) depends on:

Lock-in

Pc

i) probe thermal impedance (measured)

ii) contact resistance between the probe and the NW surface (measured);

iii) contact resistance between the NW and the substrate (Diffuse Mismatch model);

iv) thermal impedance of the [NW+SiO<sub>2</sub> layer + Si substrate] system (Finite Element method).

A. Saci et al., Appl. Phys. Lett., 104 (2014) 263103

# NW size dependent thermal resistance

B. Piccione et al., Philosophical Magazine, 2013

 $\frac{2k\Delta T}{\rho} \frac{r^2}{L}$  $I = 2\pi_1$ 

k = NW thermal conductivity  $\rho$  = electrical resistivity of the NW r = radius of the NW I = writing current



I.R. Chen et al., IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 56, 2009



#### 40 nm In<sub>2</sub>Se<sub>3</sub> NWs encapsulated in 400 nm thick SiO<sub>2</sub>

Jin et al., J. Appl. Phys. 113, 164303 (2013)

#### Low k, low TBR and high p favour lower programming currents

55



### Branch of Agrate (MDM Laboratory)

#### Research topics



Nanoscaled materials and devices for non-volatile memories, neuromorphic systems and neuroelectronics



Low dimensional materials and devices



 $\bigcirc$ 

Self-Assembled Materials for Nanotechnology



Magnetic and multifunctional materials for spintronics and microsystems



Staff: ~40 researchers 400 m<sup>2</sup> lab with 100 m<sup>2</sup> clean room class 1000

http://www.mdm.imm.cnr.it/home.html

# The FP7-SYNAPSE Project (2012-15)

http://synapse.mdm.imm.cnr.it



Study of the growth processes and functional properties of Ge- and In-based NWs.

Investigation of the **phase change mechanisms**  $\rightarrow$  Experimental work supported by **theoretical modeling and simulation**.

Realization of new MOCVD-controlled chalcogenide NWs with optimized conditions, → contribution to improve the performances of next generation PCMs.



### Sb<sub>2</sub>Te<sub>3</sub> Nanowires in their stable phase



Space group **R-3m (#166**), with lattice parameters a = 0.424 nm and **c = 3.0458 nm** Stacking of **15 atomic planes**.



Super periodicity in the DPs is due to the h+k+l=3n selection rule characteristic of the R-3m (#166) space group.



# A novel Sb<sub>2</sub>Te<sub>3</sub> polymorph by MOCVD-VLS



No selection rule observed in the diffraction pattern. The structure of the metastable NW is not compatible with the R-3m (SG#166) space group.

The NWs having diameter smaller than 40 nm present a very regular array of defects (twin planes) along the whole NW length. The defects give the NWs a zig-zag shape.

E. Rotunno et al. Chem. Mater., 2015, 27 4368

# NW synthesis on Si(001) at 300 mbar





15 nm < d < 30 nm 1 μm < L < 3 μm EDX:  $In_3Sb_{1.3}Te_{2.3}$ DP:  $In_3Sb_1Te_2$  rock salt

### NW with optimized morphological-structural properties for PCM



S. Selmo et al. Phys. Status Solidi A (2016)



Institute for Microelectronics and Microsystems

# IST NW positioning on Nanoimprinted templates



Hole  $\varphi$ : 200  $\div$  300 nm and pitches  $\approx$  1  $\mu m$  Au film  $\approx$  5 nm and SiO\_2 = 30 nm







### Selective growth but only crystals

- Crystal composition: In<sub>50</sub>Sb<sub>10</sub>Te<sub>30</sub>Ge<sub>10</sub> (at %)
- unexpected presence of Ge

 $\bigcirc$ 



# In-Ge-Te NWs oriented growth





### Morphology and growth orientation

- High density
- Length:  $1 3 \mu m$
- Diameter: 15 50 nm (increasing with NPs size)
- High orientation; growth orientation || Si <110>

# Size effects in phase change NWs



0 1 2

3

Contact resistance (kΩ)

1000 nm

Melting temperature Crystallization temperature - retention Reset currents and power consumption Activation energy for re-crystallization Resistance drift Thermal conductivity Reduced thermal crosstalk 

Contact resistance-reset current Hwang et al. Appl. Phys. Lett. 106, 193106 (2015)

5

10

Contact resistance  $(k\Omega)$ 

15

20

6 7

5



### Low power switching by NW defect engineering in GeTe NWs



**Improvement in amorphization current densities** achieved by carrier localization near the Fermi level (extended defects induced by 2MeV He<sup>+</sup> ion irradiation). SiO<sub>2</sub> passivated GeTe NW devices amorphized via the defect-based pathway, at current densities of 0.13 – 0.5 MAcm<sup>2</sup> << 50 MAcm<sup>2</sup> of meltquench pathway.

Nukala et al., NATURE COMMUNICATIONS, 7 (2016) 10482

# IGT NW arrays: UV lithography on CoSi<sub>2</sub> film



65

### Temperature rise of the heated Pd strip on the SThM probe



Very good agreement between the measured temperature and the calculated one by using the theoretical thermal bulk conductivity ( $k_c$  and  $k_a$ ) for Sb<sub>2</sub>Te<sub>3</sub> (the characteristic length for the film and the NW >> phonon mean free path). M. Longo, NANOFIM2015



M. Longo, NANOFIM2015 ISBN: 9 788896 496381

# Electrical switch properties compared

|          | Material and    |   | Switching                         | Programming                         | Threshold   |
|----------|-----------------|---|-----------------------------------|-------------------------------------|-------------|
|          |                 | NW diameter (D)   | cycles                            | current                             | Voltage (V) |
| ſ        |                 | GeTe NW D=100 nm  | NA                                | ~0.5 mA for set - ~1.5 mA for reset | 0.8         |
|          |                 | GST NW D=60 nm  | > 10 <sup>5</sup>                 | 0.25 mA for set                     | 1.8         |
|          |                 | Ge <sub>1</sub> Sb <sub>2</sub> Te <sub>4</sub> NWs D= 80 nm  | 9                                 | NA                                  | 1.35        |
|          |                 | Ge <sub>0.2</sub> Sb <sub>3</sub> Te <sub>6.8</sub> NWs 50 nm | A few                             | NA                                  | NA          |
|          |                 | GST NW, in a nanogap aligned to CNT                           | >10 <sup>3</sup>                  | 0.1 μA for set                      | 3.2         |
| NWs –    |                 | D=40 nm+SiO <sub>2</sub> passivation                          |                                   | 1.6 μA for reset                    |             |
|          |                 | In <sub>2</sub> Se <sub>3</sub> NWs                           | > 20                              | NA                                  | NA          |
|          |                 | D=100-350 nm+ SiO <sub>2</sub> passivation                    |                                   |                                     |             |
|          |                 | Sb <sub>2</sub> Te <sub>3</sub> NWs D=99 nm                   | 10                                | NA                                  | 0.75        |
|          |                 | Bi <sub>2</sub> Te <sub>3</sub> NW, array                     | ≈ 50                              | NA                                  | 1.2         |
|          |                 | Ge-Sb NWs D=70-100 nm   | 200                               | 0.24 mA for set                     | 4           |
|          |                 | In <sub>3</sub> Sb <sub>1</sub> Te <sub>2</sub> NW, D=70 nm   | NA                                | NA                                  | 1.6         |
| Lytho    |                 | Sb <sub>2</sub> Te line memory cell                           | <b>10</b> <sup>7</sup>            | <b>280 μA</b>                       | NA          |
|          |                 | Doped Ge-Sb bridge cell                                       | > <b>10</b> <sup>4</sup>          | 60 μA for set - 90 μA for reset     | ~1          |
|          |                 | GST NW by EBL – width 39 nm                                   | NA                                | 2μA for set                         | 1.81        |
| Confined |                 | 7.5 nm Dash-Type Confined PCM cell                            | <b>2x10</b> <sup>10</sup>         | 160 μA for reset                    | 0.65        |
|          |                 | Lateral PCM/CNT   | 200                               | 1 μA for set - 5 μA for reset       | 3.5         |
|          |                 | GeTe Cross-point PCM with CNT electrodes                      | >100                              | 1.4 μA for reset                    | 5-13        |
|          |                 | 45 nm Microtrench GST PCM cell                                | >10 <sup>8</sup>                  | 200 μA for reset                    | NA          |
|          |                 | Cross spacer  | > <b>10</b> <sup>6</sup>          | 230 μΑ                              | NA          |
|          | Interfacial PCM | >107  | ~0.2 mA for set ~0.6 mA for reset | NA                                  |             |

M. Longo, Chapter 7, "Nanowire phase change memory (PCM) technology: properties and performance" in "Advances in Non-volatile Memory and Storage Technology", Woodhead Publishing, Ed. Y. Nishi, 2014.

ſſ

# NWs preliminary electrical analysis



Institute for Microelectronics and Microsystems

68

# Heat transfer simulations in the Sb<sub>2</sub>Te<sub>3</sub> NWs

- c-axis perpendicular to the NW axis
- Low carrier density of 2.3x10<sup>18</sup> cm<sup>-3</sup>



Heat transfer in the SThM experimental configuration is simulated using the finite element method.

M. Longo, NANOFIM2015 ISBN: 9 788896 496381



Simulated temperature field (zoom centered on the NW) in the  $[NW+SiO_2+Si]$  system at 1200 Hz.

The anisotropy on the NW is involved in the calculated average temperature of the heated area.

